Job Responsibilities

1. Engage in the development of  SOC  / low power consumption / AI / Risc-V and other related modules;

2. Determine the design plan based on the project requirements, and be responsible for RTL implementation;

3. Assist EDA verification;

4. Participate in FPGA verification;

5. Module-level timing constraints, synthesis, STA check, etc.;

6. Write documents and assist in software debugging.

Job requirements

1. Master degree or above, major in microelectronics/electronic engineering/communication engineering, etc.;

2. Have a solid foundation of digital circuit theories and be proficient in Verilog language;

3. Proficiency in ASIC design flow and EDA tools;

4. Design experience in one of the following areas is preferred: CPU, AI, Cache, bus, DMA, interface peripherals, low power consumption, audio and video processing, etc.

5. Working Proficiency in English.

工作详细内容

全部职位:
3 发布
工作时间:
早班
工作类型:
工作地址:
性别:
没有偏好
最低学历:
硕士
职位等级:
资深专业人员
电话预约已成功,我们的专家会在短时间内与你联系:
2年
在之前申请:
May 01, 2023
发布日期:
Mar 30, 2023

Espressif Systems

· 601-1000 员工 - 上海

你最大的竞争优势

快速得到有竞争力的分析和专业的对你的评定
联系我们团队的专业顾问来提升你的简历
尝试罗资 专业版
我在ROZEE上找到工作啦!